Utilize este identificador para referenciar este registo: https://hdl.handle.net/1822/52762

Registo completo
Campo DCValorIdioma
dc.contributor.authorMachado, Ricardo J.por
dc.contributor.authorPinto, Sandropor
dc.contributor.authorCabral, Jorgepor
dc.contributor.authorTavares, Adrianopor
dc.date.accessioned2018-03-19T11:27:51Z-
dc.date.issued2016-
dc.identifier.isbn9781509000579por
dc.identifier.issn2158-8481por
dc.identifier.urihttps://hdl.handle.net/1822/52762-
dc.description.abstractThe growing complexity of current embedded systems increases not only the time-to-prototype and time-to-market, but it also requires a major effort around repetitive engineering tasks in order to maximize the efficiency and minimize the money investment. A lot of research has been done on this field, leading system development, test automation and system reutilization to huge relevance and considerable importance in industry and academia. Using eXtensible Markup Language (XML) files to store Intellectual Property (IP) metadata, the IP-XACT standard arises as a possible solution for IP reutilization and vendor independence. This paper describes a RTL design generator that uses IP-XACT components description and apply XSLT transformations for complete system generation, following a generative programming (GP) approach while automating the design flow through the integration and interoperability of external tools needed to design, implement and finally deploy the final system under the chosen FPGA board. The aim is to provide a unified and easy to use interface for code generation and deployment independent from FPGA vendors, i.e., fostering vendor-agnosticism.por
dc.description.sponsorshipThis work has been supported by FCT - Fundação para a Ciência e Tecnologia within the Project Scope: UID/CEC/00319/2013.por
dc.language.isoengpor
dc.publisherIEEEpor
dc.relationinfo:eu-repo/grantAgreement/FCT/5876/147280/PTpor
dc.rightsrestrictedAccesspor
dc.subjectHDL code generatorpor
dc.subjectIP-XACTpor
dc.subjectProcess automationpor
dc.subjectXMLpor
dc.subjectXSLTpor
dc.titleFPGA vendor-agnostic IP-XACT- and XSLT-based RTL design generatorpor
dc.typeconferencePaperpor
dc.peerreviewedyespor
dc.relation.publisherversionhttp://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=7489933por
oaire.citationConferenceDate18-20 abr. 2016-
sdum.event.title18th Mediterranean Electrotechnical Conference (MELECON 2016)-
oaire.citationConferencePlaceLemesos, Cypruspor
dc.date.updated2018-03-04T13:51:13Z-
dc.identifier.doi10.1109/MELCON.2016.7495380por
dc.identifier.eisbn978-1-5090-0058-6-
dc.description.publicationversioninfo:eu-repo/semantics/publishedVersionpor
dc.subject.wosScience & Technology-
sdum.export.identifier4172-
sdum.journalIeee Mediterranean Electrotechnical Conference-Meleconpor
sdum.conferencePublicationProceedings of the 18th Mediterranean Electrotechnical Conference: Intelligent and Efficient Technologies and Services for the Citizen (MELECON 2016)por
Aparece nas coleções:CAlg - Artigos em livros de atas/Papers in proceedings

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
FPGA Vendor-agnostic IP-XACT- and XSLT-based RTL Design Generator.pdf
Acesso restrito!
900,99 kBAdobe PDFVer/Abrir

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID