Utilize este identificador para referenciar este registo: https://hdl.handle.net/1822/81760

Registo completo
Campo DCValorIdioma
dc.contributor.authorSilva, Miguel Ângelo Fernandespor
dc.contributor.authorGomes, Tiago Manuel Ribeiropor
dc.contributor.authorPinto, Sandropor
dc.date.accessioned2023-01-12T10:08:58Z-
dc.date.available2023-01-12T10:08:58Z-
dc.date.issued2021-06-17-
dc.identifier.urihttps://hdl.handle.net/1822/81760-
dc.description.abstractWith the growing interest in RISC-V systems and the endless possi bilities of creating customized hardware architectures, we introduce the first proof of concept (PoC) implementation of ChamelIoT, the first open-source agnostic hardware operating system (OS) frame work for reconfigurable Internet of Things (IoT) low-end devices. At this stage, ChamelIoT, leveraging the Rocket Custom Co-Processor Interface (RoCC), provides hardware acceleration support for thread management and scheduling of three different OSes: RIOT, Zephyr, and FreeRTOS. This paper overviews the overall ChamelIoT archi tecture and describes the implementation details of the current PoC deployment. Our first experiments were carried out on a Xilinx Arty-35T FPGA Evaluation kit and the preliminary results are very promising, showing that the desired agnosticism and flexibility can be achieved with determinism and performance advantages at a reasonable cost of hardware resources.por
dc.language.isoengpor
dc.publisherACMpor
dc.relationinfo:eu-repo/grantAgreement/FCT/6817 - DCRRNI ID/UIDB%2F00319%2F2020/PTpor
dc.relationinfo:eu-repo/grantAgreement/FCT/POR_NORTE/SFRH%2FBD%2F146678%2F2019/PTpor
dc.rightsopenAccesspor
dc.subjectHardware accelerationpor
dc.subjectOperating systemspor
dc.subjectRISC-Vpor
dc.subjectIoTpor
dc.titleLeveraging RISC-V to build an open-source (hardware) OS framework for reconfigurable IoT devicespor
dc.typeconferencePaperpor
dc.peerreviewedyespor
dc.subject.fosEngenharia e Tecnologia::Engenharia Eletrotécnica, Eletrónica e Informáticapor
sdum.conferencePublicationFifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021)por
sdum.bookTitleProceedings of Fifth Workshop on Computer Architecture Research with RISC-V (CARRV 2021)por
oaire.versionAOpor
dc.subject.odsIndústria, inovação e infraestruturaspor
Aparece nas coleções:CAlg - Artigos em livros de atas/Papers in proceedings

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
CARRV2021_paper_52_Silva.pdf945,89 kBAdobe PDFVer/Abrir

Partilhe no FacebookPartilhe no TwitterPartilhe no DeliciousPartilhe no LinkedInPartilhe no DiggAdicionar ao Google BookmarksPartilhe no MySpacePartilhe no Orkut
Exporte no formato BibTex mendeley Exporte no formato Endnote Adicione ao seu ORCID